Feeds to Scour
SubscribedAll
Scoured 77881 posts in 2.66 s
The Non-Predictability of Mispredicted Branches using Timing Information
arxiv.org·14h
🔮CPU Branch Prediction
Preview
Report Post
SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
danglingpointers.substack.com·1d·
Discuss: Substack
🤝Cooperative Threading
Preview
Report Post
Everyone deserves a better computer | Ahead Computing
aheadcomputing.com·3h·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
DCAC: Dynamic Class-Aware Cache Creates Stronger Out-of-Distribution Detectors
arxiv.org·14h
⚡Cache-Aware Algorithms
Preview
Report Post
Scalable Adaptive Memory Compiler Optimization via Multi-Objective Evolutionary Algorithms
dev.to·16h·
Discuss: DEV
🧠Memory Hierarchy
Preview
Report Post
FlashAttention 4: Faster, Memory-Efficient Attention for LLMs
digitalocean.com·7h
🗺️Region Inference
Preview
Report Post
Inside Turbopack: Building Faster by Building Less
nextjs.org·2d·
Discuss: Hacker News, r/javascript, r/webdev
🔄Incremental Compilation
Preview
Report Post
MLflow vs Kubeflow vs Airflow: Choosing the Right MLOps Tool for Real-World Production Systems
pub.towardsai.net
·1d
🌪️V8 TurboFan
Preview
Report Post
Intel axes 12th Gen Alder Lake and 4th Gen Xeon Sapphire Rapids — final orders for Intel's first hybrid CPUs end in just a few months
tomshardware.com
·2h
🔧RISC-V
Preview
Report Post
Power-Efficient Processor Leverages Novel Dataflow Architecture
electronicdesign.com·2d·
Discuss: r/embedded
📦Compact Data
Preview
Report Post
Co-optimization Approaches For Reliable and Efficient AI Acceleration (Peking University et al.)
semiengineering.com·1h
🧠Memory Hierarchy
Preview
Report Post
**Abstract:** This research proposes a novel approach to dynamic resource allocation within CUDA Streaming Multiprocessors (SMs) to enhance performance and e...
freederia.com·1d
🤝Cooperative Threading
Preview
Report Post
The Story on ISPC (Intel SPMD Program Compiler)
pharr.org·23h·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
Intel Bartlett Lake, P-Cores only: The leak Intel never wanted to comment on
igorslab.de·14h
⚡Instruction Fusion
Preview
Report Post
The Algebra of Speed: Mathematical Foundations of Computational Performance
ttsugriy.github.io·2d·
Discuss: Hacker News
🧠Memory Hierarchy
Preview
Report Post
Heaps do lie: debugging a memory leak in vLLM.
mistral.ai·3h·
Discuss: Hacker News
📊Memory Profilers
Preview
Report Post
Setting Up A Cluster of Tiny PCs For Parallel Computing - A Note To Myself
kenkoonwong.com·5m·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
Show HN: BackBuild – A framework for sequencing complex software delivery
arcaned.co·7h·
Discuss: Hacker News
🔄Incremental Compilation
Preview
Report Post
Eight Principal Metrics to Consider in Timing Design
highfrequencyelectronics.com·21h
🔌Microcontrollers
Preview
Report Post
Pushing the Packed SIMD Extension Over the Line: An Update on the Progress of Key RISC-V Extension
semiwiki.com·1d
🔧RISC-V
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help